











TPD4S009, TPD4S010

SLVS817G -MAY 2008-REVISED JUNE 2015

TPD4S009 4-Channel ESD Solution for High-Speed Differential Interface

Features

- IEC 61000-4-2 Level 4 ESD Protection
 - ±8-kV Contact Discharge
- IEC 61000-4-5 Surge Protection
 - 2.5A (8/20µs)
- I/O Capacitance: 0.8 pF (Typical)
- Low Leakage Current: 10 nA (Typical)
- Supports High-Speed Differential Data Rates (3-dB Bandwidth > 4 GHz)
- Ultra-low Matching Capacitance Between Differential Signal Pairs
- I_{off} Feature for the TPD4S009
- Industrial Temperature Range: -40°C to 85°C
- Easy Straight through Routing, Space-Saving Package Options

2 Applications

- **End Equipment**
 - Set-Top Boxes
 - DTVs
 - Laptop/Desktop
 - Electronic Point of Sale (EPOS)
- Interfaces
 - **USB 2.0**
 - **HDMI 1.4**
 - **LVDS**
 - SATA
 - Ethernet
 - **FireWire**

3 Description

The TPD4S009 and TPD4S010 are four-channel TVS diode arrays for electrostatic discharge (ESD) protection. TPD4S009 and TPD4S010 are rated to dissipate contact ESD strikes at the maximum level specified in the IEC 61000-4-2 international standard (Level 4), with ±8-kV contact discharge ESD protection. The low capacitance (0.8-pF) of these devices, coupled with the excellent matching between differential signal pairs (0.05-pF line-line capacitance for the TPD4S009DRY) enables this device to provide transient voltage suppression protection for high-speed differential data rates (3-dB bandwidth > 4 GHz).

The TPD4S009 is offered in DBV, DCK, DGS, and DRY packages. The TPD4S009DRYR is the most space saving package option available for dual pair high-speed differential lines. The TPD4S010 is offered in the industry standard DQA package. The TPD4S009DGSR and TPD4S010DQAR offer flowthrough board layout options to reduce signal glitches normally caused by routing mismatches between the D+ and D- signal pair. See also TPD4E05U06DQAR which is P2P compatible with TPD4S010DQAR. This device offers higher IEC ESD protection, lower capacitance, lower R_{DYN}, lower DC breakdown voltage, and lower clamping voltage.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	COT (6)	2.90 mm × 1.60 mm
TPD4S009	SOT (6)	2.00 mm × 1.25 mm
	VSSOP (10)	3.00 mm × 3.00 mm
	USON (6)	1.45 mm × 1.00 mm
TPD4S010	USON (10)	2.50 mm × 1.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.



Simplified Schematic






Table of Contents

1	Features 1	7.3 Feature Description
2	Applications 1	7.4 Device Functional Modes
3	Description 1	8 Application and Implementation 1
4	Revision History3	8.1 Application Information 1
5	Pin Configuration and Functions 4	8.2 Typical Application 1
6	Specifications5	9 Power Supply Recommendations 1
•	6.1 Absolute Maximum Ratings	10 Layout 1
	6.2 ESD Ratings	10.1 Layout Guidelines 1
	6.3 Recommended Operating Conditions	10.2 Layout Example 1
	6.4 Thermal Information	11 Device and Documentation Support 1
	6.5 Electrical Characteristics	11.1 Documentation Support 1
	6.6 Typical Characteristics	11.2 Trademarks 1
7	Detailed Description 8	11.3 Electrostatic Discharge Caution 1
•	7.1 Overview 8	11.4 Glossary 1
	7.2 Functional Block Diagram 8	12 Mechanical, Packaging, and Orderable Information 1

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (August 2013) to Revision G

Page

Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

Changes from Revision E (December 2011) to Revision F


Page

Removed Ordering Information table.




5 Pin Configuration and Functions


TPD4S009 DBV OR DCK PACKAGE 6-PIN SOT TOP VIEW




TPD4S009 DGS PACKAGE 10-PIN VSSOP TOP VIEW



TPD4S010 DQA PACKAGE 10-PIN USON TOP VIEW



TPD4S009 DRY PACKAGE 6-PIN USON TOP VIEW



Pin Functions

	PIN	l						
NAME	SOT or USON	VSSOP	USON	I/O	DESCRIPTION			
D1+	1	1	1					
D1-	6	2	2	FCD	High-speed ESD clamp provides ESD protection to the high-			
D2+	3	4	4	ESD port	High-speed ESD clamp provides ESD protection to the high-speed differential data lines.			
D2-	4	5	5					

Product Folder Links: TPD4S009 TPD4S010



Pin Functions (continued)

	PIN	l					
NAME	SOT or USON	VSSOP	USON	I/O	DESCRIPTION		
GND	2	3	3, 8	GND	Ground		
N.C.	_	6, 7, 9, 10	6, 7, 9, 10	_	Not internally connected		
V_{CC}	5	8	_	Power	Supply		

Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{CC}	Supply voltage range for TPD4S009	-0.3	6	V
V_{IO}	IO signal voltage range	0	V_{CC}	V
T_A	Characterized free-air operating temperature range	-40	85	°C
	Lead temperature, 1.6 mm (1/16 in) from case for 10 s)		260	°C
	Peak pulse power ($t_p = 8/20 \mu s$)		25	W
	Peak pulse current ($t_p = 8/20 \mu s$)		2.5	Α
T _{stg}	Storage temperature range	- 65	125	°C

6.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500		
V _(ESD)	V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	V
(===)	-	IEC 61000-4-2 Contact Discharge	±8000	
		IEC 61000-4-2 Air-Gap Discharge	±9000	

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Copyright © 2008–2015, Texas Instruments Incorporated Product Folder Links: TPD4S009 TPD4S010



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
T _A Operating free-air Temperature Range		-40	85	°C
	V _{CC} Pin	0.9	5.5	
Operating Voltage	IOx Pin (TPD4S009)	0	V_{CC}	V
	IOx Pin (TPD4S010)	0	5.5	

6.4 Thermal Information

			TP	TPD4S010			
	THERMAL METRIC ⁽¹⁾	DBV (SOT)	DCK (SOT)	DGS (VSSOP)	DRY (USON)	DQA (USON)	UNIT
		6 PINS	6 PINS	10 PINS	6 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	201.7	254.4	205.0	380.55	265.3	°C/W
R _{θJC(to}	Junction-to-case (top) thermal resistance	175.0	123.9	76.1	229.07	129.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	47.6	94.0	126.0	235.57	189.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	52.8	14.5	9.4	56.76	31.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	47.1	92.3	124.3	232.80	189.7	°C/W
R _{θJC(b} ot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	91.03	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	MIN	TYP	MAX	UNIT	
V_{RWM}	Reverse standoff voltage	Any IO pin to ground				5.5	V
V_{BR}	Breakdown voltage	I _{IO} = 1 mA	Any IO pin to ground	9			V
I _{IO}	IO port current	$V_{IO} = 3.3 \text{ V}, V_{CC} = 5 \text{ V}$	Any IO pin		0.01	0.1	μΑ
I _{off}	Current from IO port to supply pins	$V_{IO} = 3.3 \text{ V}, V_{CC} = 5 \text{ V}$	Any IO pin		0.01	0.1	μΑ
V_D	Diode forward voltage	$I_{IO} = 8 \text{ mA}$	Lower clamp diode	0.6	8.0	0.95	V
R_{DYN}	Dynamic resistance	I = 1 A	Any IO pin		1.1		Ω
C _{IO}	IO capacitance	$V_{CC} = 5 \text{ V}, V_{IO} = 2.5 \text{ V}$	Any IO pin		8.0		рF
I _{CC}	Operating supply current	V_{IO} = Open, V_{CC} = 5 V	V _{CC} pin		0.1	1	μΑ

Product Folder Links: TPD4S009 TPD4S010



6.6 Typical Characteristics



7 Detailed Description

7.1 Overview

The TPD4S009 and TPD4S010 are four-channel TVS diode arrays for electrostatic discharge (ESD) protection. TPD4S009 and TPD4S010 are rated to dissipate contact ESD strikes at the maximum level specified in the IEC 61000-4-2 international standard (Level 4), with ± 8 -kV contact discharge ESD protection. The low 0.8 pF capacitance of these devices, coupled with the excellent matching between differential signal pairs (0.05-pF line-line capacitance for the TPD4S009DRY) enables this device to operate at high-speed differential data rates (3-dB bandwidth > 4 GHz).

The TPD4S009 offers an optional V_{CC} supply pin which can be connected to system supply plane. There is a blocking diode at the V_{CC} pin to enable the loff feature for the TPD4S009. The TPD4S009 can handle live signal at the D+, D- pins when the V_{CC} pin is connected to zero volt. The V_{CC} pin allows all the internal circuit nodes of the TPD4S009 to be at known potential during start up time. However, connecting the optional V_{CC} pin to board supply plane doesn't affect the system level ESD performance of the TPD4S009. The TPD4S010 does not offer the V_{CC} pin.

7.2 Functional Block Diagram




Figure 6. TPD4S009




Figure 7. TPD4S010

Submit Documentation Feedback



7.3 Feature Description

7.3.1 ±8-kV IEC61000-4-2 Level 4 Contact ESD Protection

The I/O pins can withstand ESD events up to ±8-kV contact and ±9-kV air. An ESD/surge clamp diverts the current to ground.

7.3.2 IEC61000-4-5 Surge Protection

The I/O pins can withstand surge events up to 2.5 A and 25 W (8/20 µs waveform). An ESD/surge clamp diverts this current to ground.

7.3.3 I/O Capacitance

The capacitance between each I/O pin to ground is 0.8 pF (typical) for both TPD4S009 and TPD4S010. These devices support data rates up to 3.4 Gbps.

7.3.4 Low Leakage Current

The I/O pins feature a low leakage current of 10 nA (typical) with an IO bias of 3.3 V and V_{CC} bias of 5V.

7.3.5 Supports High-Speed Differential Data Rates

The I/O pins low capacitance of 0.8 pF (typical) gives them a typical -3 dB bandwidth > 4GHz. This allows TPD4S009 and TPD4S010 to protect interfaces with high speed signals like HDMI 1.4.

7.3.6 Ultra-low Matching Capacitance Between Differential Signal Pairs

The monolithic silicon technology allows matching between the differential signal pairs. The excellent matching between the differential pair signal lines (0.05-pF line-line capacitance for the TPD4S009DRY) enables this device to operate at high-speed differential data rates (3-dB bandwidth > 4 GHz). Excellent matching capacitance between differential signal pairs is also crucial to minimize the inter-pair and intra-pair skew between differential signals, which is crucial for many high-speed signal interfaces like HDMI 1.4.

7.3.7 I_{off} Feature for the TPD4S009

The TPD4S009 offers an optional V_{CC} supply pin which can be connected to system supply plane. There is a blocking diode at the V_{CC} pin which makes it so the TPD4S009 can handle live signal at the D+, D- pins when the V_{CC} pin is connected to zero volt. This is the I_{off} feature, which is crucial for HDMI, as a live signal can be put on the IO pins when the system is powered off. The TPD4S010 does not offer the V_{CC} pin.

7.3.8 Industrial Temperature Range

This device features an industrial operating range of -40°C to 85°C.

7.3.9 Easy Flow-Through Routing

The layout of this device makes it simple and easy to add protection to an existing layout. The packages offers flow-through routing, requiring minimal modification to an existing layout. Flow-through routing also allows the PCB designer to optimize the signal integrity of any high-speed signals being protected.

7.4 Device Functional Modes

Copyright © 2008-2015, Texas Instruments Incorporated

TPD4S009 and TPD4S010 are passive integrated circuits that trigger when voltages are above V_{BR} or below the lower diodes V_f (-0.6 V). During ESD events, voltages as high as ±8 kV (contact) can be directed to ground via the internal diode network. Once the voltages on the protected line fall below the trigger levels of TPD4S009 or TPD4S010 (usually within 10's of nano-seconds) the device reverts back to its high-impedance state.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

TPD4S009 and TPD4S010 are four-channel TVS diode arrays which are used to provide IEC 61000-4-2 system level ESD protection for a human interface connector. TPD4S009 and TPD4S010 provide a path to ground for dissipating ESD events on hi-speed signal lines between the human interface connector and the system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low $R_{\rm DYN}$ of the triggered TVS holds this voltage, $V_{\rm CLAMP}$, to a safe level for the protected IC.

8.2 Typical Application




Figure 8. Typical Application Schematic

Submit Documentation Feedback

Copyright © 2008–2015, Texas Instruments Incorporated



Typical Application (continued)

8.2.1 Design Requirements

For this design example, two TPD4S010 devices, and one TPD5S116 are being used in an HDMI 1.4 application. This will provide a complete port protection scheme.

Given the HDMI 1.4 application, the following parameters are known.

DESIGN PARAMETER	VALUE
Signal range on Pins 1, 2, 4, or 5	0 V to 3.6 V
Operating Frequency	1.7 GHz

8.2.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon; the designer needs to know the following:

- · Signal range on all the protected lines
- · Operating frequency

8.2.2.1 Signal Range on Pin 1, 2, 4, or 5


TPD4S010 has 4 identical protection channels for signal lines. The symmetry of the device provides flexibility when selecting which of the 4 I/O channels will protect which signal lines. Any I/O will support a signal range of 0 to 5.5 V. Therefore, this device will support the HDMI 1.4 signal swing.

8.2.2.2 Bandwidth on Pin 1, 2, 4, or 5

Each pin of the TPD4S010 has a typical –3 dB bandwidth of 4GHz. Therefore, this device can handle HDMI 1.4 data rate of 3.4 Gbps with operating frequency of 1.7 GHz.

8.2.3 Application Curves

Figure 9 and Figure 10 are HDMI eye diagram measurements for the TPD4S009. The same eye diagram performance is expected for the TPD4S010.



Product Folder Links: TPD4S009 TPD4S010



9 Power Supply Recommendations

TPD4S009 and TPD4S010 are passive TVS diodes and so there is no requirement to power them. They are fully functional without any power supply. However, TPD4S009 does provide an option to apply a DC voltage to its V_{CC} pin, whose purpose is to bias the internal central clamp and insure a known voltage on all internal nodes during startup time. This feature is optional, and whether or not a DC voltage is applied to V_{CC} does not affect the ESD performance of this device.

10 Layout

10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.

10.2 Layout Example

This is a layout example for TPD4S010 being used to protect HDMI TMDS Lines.




Figure 11. TPD4S010 Layout

Submit Documentation Feedback



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related information see, SLVSBO7

11.2 Trademarks

All trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPD4S009 TPD4S010





12-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPD4S009DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	(NFJF ~ NFJK)	Samples
TPD4S009DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	(NFJF ~ NFJK)	Samples
TPD4S009DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3HR	Samples
TPD4S009DCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3HR	Samples
TPD4S009DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(3HQ ~ 3HR)	Samples
TPD4S009DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3H	Samples
TPD4S010DQAR	ACTIVE	USON	DQA	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(4U7 ~ 4UO ~ 4UR ~ 4UV)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

12-Apr-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 6-May-2017

TAPE AND REEL INFORMATION





A0	
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD4S009DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPD4S009DBVR	SOT-23	DBV	6	3000	180.0	9.2	3.17	3.23	1.37	4.0	8.0	Q3
TPD4S009DCKR	SC70	DCK	6	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
TPD4S009DRYR	SON	DRY	6	5000	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPD4S010DQAR	USON	DQA	10	3000	180.0	9.5	1.23	2.7	0.7	4.0	8.0	Q1
TPD4S010DQAR	USON	DQA	10	3000	180.0	9.5	1.18	2.68	0.72	4.0	8.0	Q1

www.ti.com 6-May-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD4S009DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPD4S009DBVR	SOT-23	DBV	6	3000	205.0	200.0	33.0
TPD4S009DCKR	SC70	DCK	6	3000	202.0	201.0	28.0
TPD4S009DRYR	SON	DRY	6	5000	203.0	203.0	35.0
TPD4S010DQAR	USON	DQA	10	3000	184.0	184.0	19.0
TPD4S010DQAR	USON	DQA	10	3000	189.0	185.0	36.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DBV (R-PDSO-G6)


PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.






NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.C. SON (Small Outline No-Lead) package configuration.



DQA (R-PUSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.
- The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.
- E. This package complies to JEDEC MO-287 variation UFAD.
- $frac{f}{K}$ See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.



DRY (R-PUSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



DGS (S-PDSO-G10)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.