

NTE889M Integrated Circuit Dual, Low Power, JFET OP Amplifier

Description:

The NTE889M is a JFET–input operational amplifier in an 8–Lead DIP type package designed for low power applications and features high input impedance, low input bias current, and low input offset current. Advanced design techniques allow for higher slew rates, gain bandwidth products, and output swing.

Features:

- Low Supply Current: 200μA/Amplifier
- Low Input Bias Current: 5pA
- High Gain Bandwidth: 2MHz
- High Slew rate: 6V/μs
- High Input Impedance: 10¹²Ω
- Large Output Voltage Swing: ±14V
- Output Short Circuit Protection

Absolute Maximum Ratings:

Supply Voltage (From V _{CC} to V _{EE}), V _S	+36V
Input Differential Input Voltage (Note 1), V _{IDR}	±30V
Input Voltage Range (Note 1, Note 2), V _{IR}	±15V
Output Short–Circuit Duration (Note 3), t _s	Indefinite Seconds
Operating Junction Temperature (Note 3), T _J	0° to +70°C
Storage Temperature range, T _{stg}	+150°C
Storage temperature Range, T _{stg}	–60° to +150°C

Note 1. Differential voltages are at the non–inverting input terminal with respect to the inverting input terminal.

Note 2. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15V, whichever is less.

Note 3. Power dissipation must be considered to ensure maximum junction temperature (T_J) is not exceeded.

DC Electrical Characteristics: ($V_{CC} = +15V$, $V_{EE} = -15V$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
Input Offset Voltage	V_{IO}	$V_O = 0$, $R_S = 50\Omega$	$T_A = +25^\circ C$	–	3	15	mV
			$T_A = 0^\circ$ to $+70^\circ C$	–	–	20	mV
Temperature Coefficient of Input Offset Voltage	α_{VIO}	$V_O = 0$, $R_S = 50\Omega$, $T_A = 0^\circ$ to $+70^\circ C$	–	10	–	$\mu V/^\circ C$	
Input Offset Current	I_{IO}	$V_{CM} = 0$, $V_O = 0$	$T_A = +25^\circ C$	–	5	200	μA
			$T_A = 0^\circ$ to $+70^\circ C$	–	–	5	nA
Input Bias Current	I_{IB}	$V_{CM} = 0$, $V_O = 0$	$T_A = +25^\circ C$	–	30	200	μA
			$T_A = 0^\circ$ to $+70^\circ C$	–	–	10	nA
Common-Mode Input Voltage Range	V_{ICR}	$T_A = +25^\circ C$	–	+14.5	+11	V	
		$T_A = 0^\circ$ to $+70^\circ C$	–11	–12	–	V	
Maximim Peak Output Voltage Swing	V_{OM}	$R_L = 10k\Omega$, $T_A = +25^\circ C$	± 10.0	± 14	–	V	
		$R_L = 10k\Omega$, $T_A = 0^\circ$ to $+70^\circ C$	± 10.0	–	–	V	
Large-Signal Differential Voltage Amplification	A_{VD}	$V_O = \pm 10V$, $R_L \geq 10k\Omega$	$T_A = +25^\circ C$	3	58	–	V/mV
			$T_A = 0^\circ$ to $+70^\circ C$	3	–	–	V/mV
Gain Bandwidth Product	GBW	$f = 200kHz$	–	2	–	MHz	
Input Resistance	r_i	$T_A = +25^\circ C$	–	10^{12}	–	Ω	
Common-Mode Rejection Ratio	CMRR	$V_{CM} = V_{ICRmin}$, $V_O = 0$, $R_S = 50\Omega$, $T_A = +25^\circ C$	70	84	–	dB	
Supply Volatge Rejection Ratio	PSRR	$V_{CM} = 0$, $V_O = 0$, $R_S = 50\Omega$, $T_A = +25^\circ C$	70	86	–	dB	
Total Power Dissipation (Each Amp)	P_D	No Load, $V_O = 0$, $T_A = +25^\circ C$	–	6.0	7.5	mW	
Power Supply Current (Each Amp)	I_D	No Load, $V_O = 0$, $T_A = +25^\circ C$	–	200	250	μA	
Channel Separation	CS	$f = 10kHz$	–	120	–	dB	
Slew Rate	SR	$V_{in} = -10V$ to $+10V$, $R_L = 10k\Omega$, $C_L = 100pF$, $A_V = +1.0$	2	6	–	V/ μs	
Rise Time	t_r	$V_{in} = 20mV$, $R_L = 10k\Omega$, $C_L = 100pF$, $A_V = +1.0$	–	0.1	–	μs	
Overshoot	OS		–	10	–	%	
Setting Time	t_S	$V_{CC} = +15V$, $V_{EE} = -15V$, $A_V = -1.0$, $R_L = 10k\Omega$, $V_O = 0$ to $10V$ step	to within 10mV	–	1.6	–	μs
			to within 1.0mV	–	2.2	–	μs
Equivalent Input Noise	e_n	$R_S = 100\Omega$, $f = 1kHz$	–	47	–	nV/\sqrt{Hz}	

Pin Connection Diagram

