











CSD18504KCS

SLPS365A -OCTOBER 2012-REVISED FEBRUARY 2015

CSD18504KCS 40 V N-Channel NexFET™ Power MOSFET

Features


- Ultra Low Qg and Qgd
- Low Thermal Resistance
- Avalanche Rated
- Logic Level
- Pb Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- TO-220 Plastic Package


Applications

- DC-DC Conversion
- Secondary Side Synchronous Rectifier
- Motor Control

3 Description

This 40 V, 5.5 m $\Omega,$ TO-220 NexFET $\!\!\!^{\text{\tiny TM}}$ power MOSFET is designed to minimize losses in power conversion applications.





Product Summary

$T_A = 25^\circ$	С	TYPICAL VA	UNIT		
V_{DS}	Drain-to-Source Voltage	40	V		
Q_g	Gate Charge Total (10 V)	19	nC		
Q_{gd}	Gate Charge Gate-to-Drain 3.5				
Б	Drain-to-Source On-Resistance	V _{GS} = 4.5 V 8.0		mΩ	
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = 10 V 5.5		mΩ	
V _{GS(th)}	Threshold Voltage	1.9	V		

Ordering Information⁽¹⁾

Device	Package	Media	Qty	Ship
CSD18504KCS	TO-220 Plastic Package	Tube	50	Tube

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

$T_{\Delta} = 2$	25°C	VALUE	UNIT
		_	
V_{DS}	Drain to Source Voltage	40	V
V_{GS}	Gate to Source Voltage	±20	V
I _D	Continuous Drain Current (Package limited), $T_C = 25$ °C	100	
	Continuous Drain Current (Silicon limited), $T_C = 25$ °C	89	Α
	Continuous Drain Current (Silicon limited), $T_C = 100$ °C	63	
I_{DM}	Pulsed Drain Current (1)	238	Α
P_{D}	Power Dissipation	115	W
T _J , T _{stg}	Operating Junction and Storage Temperature Range	-55 to 175	°C
E _{AS}	Avalanche Energy, single pulse I _D = 42 A, L = 0.1 mH, R _G = 25 Ω	88	mJ

(1) Max $R_{\theta JC} = 1.3^{\circ}C/W$, pulse duration $\leq 100 \,\mu s$, duty cycle $\leq 1\%$

Gate Charge






Table of Contents

1	Features 1	5.3 Typical MOSFET Characteristics
2	Applications 1	6 Device and Documentation Support
3	Description 1	6.1 Trademarks
4	Revision History2	6.2 Electrostatic Discharge Caution
	Specifications3	6.3 Glossary
	5.1 Electrical Characteristics	7 Mechanical, Packaging, and Orderable Information
	5.2 Thermal Information	7.1 KCS Package Dimensions

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

 Added part number to title Increased the T_C = 25° continuous drain current to 89 A. Increased the T_C = 125° continuous drain current to 63 A. Increased the pulsed drain current to 238 A. Increased the max power dissipation to 115 W. Increased the max operating junction and storage temperature to 175°. Updated the pulsed current conditions. Updated Figure 1 from a normalized R_{θJA} to an R_{θJC} curve. Updated Figure 6 to extend to 175°C. Updated Figure 8 to extend to 175°C. Updated Figure 12 to extend to 175°C. Updated Figure 12 to extend to 175°C. 	C	hanges from Original (October 2012) to Revision A	Page
 Increased the T_C = 125° continuous drain current to 63 A Increased the pulsed drain current to 238 A Increased the max power dissipation to 115 W Increased the max operating junction and storage temperature to 175° Updated the pulsed current conditions Updated Figure 1 from a normalized R_{eJA} to an R_{eJC} curve Updated Figure 6 to extend to 175°C Updated Figure 8 to extend to 175°C Updated the SOA in Figure 10 	•	Added part number to title	1
 Increased the pulsed drain current to 238 A Increased the max power dissipation to 115 W Increased the max operating junction and storage temperature to 175° Updated the pulsed current conditions Updated Figure 1 from a normalized R_{θJA} to an R_{θJC} curve Updated Figure 6 to extend to 175°C Updated Figure 8 to extend to 175°C Updated the SOA in Figure 10 	•	Increased the T _C = 25° continuous drain current to 89 A	1
 Increased the max power dissipation to 115 W Increased the max operating junction and storage temperature to 175° Updated the pulsed current conditions Updated Figure 1 from a normalized R_{θJA} to an R_{θJC} curve Updated Figure 6 to extend to 175°C Updated Figure 8 to extend to 175°C Updated the SOA in Figure 10 	•	Increased the T _C = 125° continuous drain current to 63 A	1
 Increased the max operating junction and storage temperature to 175° Updated the pulsed current conditions Updated Figure 1 from a normalized R_{θJA} to an R_{θJC} curve Updated Figure 6 to extend to 175°C Updated Figure 8 to extend to 175°C Updated Figure 8 to extend to 175°C Updated the SOA in Figure 10 	•	Increased the pulsed drain current to 238 A	1
 Updated the pulsed current conditions Updated Figure 1 from a normalized R_{θJA} to an R_{θJC} curve Updated Figure 6 to extend to 175°C Updated Figure 8 to extend to 175°C Updated the SOA in Figure 10 	•	Increased the max power dissipation to 115 W	1
 Updated Figure 1 from a normalized R_{θJA} to an R_{θJC} curve Updated Figure 6 to extend to 175°C Updated Figure 8 to extend to 175°C Updated the SOA in Figure 10 	•	Increased the max operating junction and storage temperature to 175°	1
 Updated Figure 6 to extend to 175°C Updated Figure 8 to extend to 175°C Updated the SOA in Figure 10 	•	Updated the pulsed current conditions	1
 Updated Figure 8 to extend to 175°C Updated the SOA in Figure 10 	•	Updated Figure 1 from a normalized R _{BJA} to an R _{BJC} curve	4
Updated the SOA in Figure 10	•	Updated Figure 6 to extend to 175°C	5
	•	Updated Figure 8 to extend to 175°C	5
Updated Figure 12 to extend to 175°C	•	Updated the SOA in Figure 10	6
	•	Updated Figure 12 to extend to 175°C	6

Product Folder Links: CSD18504KCS

ubmit Documentation Feedback



5 Specifications

5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV _{DSS}	Drain-to-Source Voltage	V _{GS} = 0 V, I _D = 250 μA	40			V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0 V, V _{DS} = 32 V			1	μΑ
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	1.5	1.9	2.3	V
В	Drain-to-Source On-Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 40 \text{ A}$		8	10	mΩ
R _{DS(on)}	Drain-to-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 40 \text{ A}$		5.5	7	mΩ
g_{fs}	Transconductance	V _{DS} = 20 V, I _D = 40 A		72		S
DYNAMI	C CHARACTERISTICS					
C _{iss}	Input Capacitance			1380	1800	pF
C _{oss}	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 20 \text{ V}, f = 1 \text{ MHz}$		320	416	pF
C _{rss}	Reverse Transfer Capacitance			8	10.4	pF
R_{G}	Series Gate Resistance			1.5	3	Ω
Qg	Gate Charge Total (4.5 V)			9.2	12	nC
Qg	Gate Charge Total (10 V)			19	25	nC
Q_{gd}	Gate Charge Gate-to-Drain	$V_{DS} = 20 \text{ V}, I_{D} = 40 \text{ A}$		3.5		nC
Q _{gs}	Gate Charge Gate-to-Source			4.4		nC
Q _{g(th)}	Gate Charge at Vth			3		nC
Q _{oss}	Output Charge	V _{DS} = 20 V, V _{GS} = 0 V		19		nC
t _{d(on)}	Turn On Delay Time			4.4		ns
t _r	Rise Time	V _{DS} = 20 V, V _{GS} = 10 V,		5.2		ns
t _{d(off)}	Turn Off Delay Time	$I_{DS} = 40 \text{ A}, R_G = 0 \Omega$		11.2		ns
t_f	Fall Time			4.2		ns
DIODE C	CHARACTERISTICS					
V _{SD}	Diode Forward Voltage	I _{SD} = 40 A, V _{GS} = 0 V		0.8	1	V
Q _{rr}	Reverse Recovery Charge	V _{DS} = 20 V, I _F = 40 A,		46		nC
t _{rr}	Reverse Recovery Time	di/dt = 300 A/µs		33		ns

5.2 Thermal Information

(T_A = 25°C unless otherwise stated)


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-Case Thermal Resistance			1.3	°C/W
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance			62	C/VV


Product Folder Links: CSD18504KCS




5.3 Typical MOSFET Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$








Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)

(T_A = 25°C unless otherwise stated)






Figure 4. Gate Charge




Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature




Figure 7. On-State Resistance vs Gate-to-Source Voltage





Figure 8. Normalized On-State Resistance vs Temperature

Figure 9. Typical Diode Forward Voltage



Typical MOSFET Characteristics (continued)

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$






Figure 10. Maximum Safe Operating Area

Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback



6 Device and Documentation Support

6.1 Trademarks

NexFET is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Product Folder Links: CSD18504KCS



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 KCS Package Dimensions



Notes:

- 1. All linear dimensions are in inches
- 2. This drawing is subject to change without notice
- 3. Lead Dimensions are not controlled within "C" area
- 4. All lead dimensions apply before solder dip
- 5. The center lead is in electrical contact with the mounting tab
- 6. The chamfer at "F" is optional
- 7. Thermal pad contour at "G" optional with these dimensions
- 8. "H" Falls within JEDEC TO-220 variation AB, except minimum lead thickness, minimum exposed pad length, and maximum body length.

Pin Configuration

	0
Position	Designation
Pin 1	Gate
Pin 2 / Tab	Drain
Pin 3	Source

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

30-Apr-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD18504KCS	ACTIVE	TO-220	KCS	3	50	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	-55 to 150	CSD18504KCS	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





30-Apr-2016

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity