













CSD18503Q5A

SLPS358C -JUNE 2012-REVISED JUNE 2015

CSD18503Q5A 40 V N-Channel NexFET™ Power MOSFET

Features

- Ultra-Low Qa and Qad
- Low Thermal Resistance
- Avalanche Rated
- Logic Level
- Pb Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- SON 5 mm x 6 mm Plastic Package


Applications

- DC-DC Conversion
- Secondary Side Synchronous Rectifier
- **Battery Motor Control**

3 Description

This 40 V, 3.4 mΩ, 5 x 6 mm SON NexFET™ power MOSFET is designed to minimize losses in power conversion applications.





R_{DS(on)} vs V_{GS} 14 $T_C = 25^{\circ}C$, $I_D = 22 \text{ A}$ $T_C = 125^{\circ}C$, $I_D = 22 \text{ A}$ $\mathsf{R}_{\mathsf{DS}(\mathsf{on})}$ - On-State Resistance (m Ω) 8 0 0 6 8 10 12 14 16 20 V_{GS} - Gate-to-Source Voltage (V) D007

Product Summary

$T_A = 25^\circ$	С	TYPICAL VA	UNIT			
V_{DS}	Drain-to-source voltage 40					
Q_g	Gate charge total (4.5 V) 13					
Q_{gd}	Gate charge gate-to-drain	4.3	nC			
D	Drain-to-source on-resistance	V _{GS} = 4.5 V	4.7	mΩ		
R _{DS(on)}	Diam-to-source on-resistance	V _{GS} = 10 V	3.4	mΩ		
$V_{GS(th)}$	Threshold voltage	ld voltage 1.8				

Ordering Information(1)

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD18503Q5A	2500	13-Inch Reel	SON 5 mm × 6 mm	Tape and
CSD18503Q5AT	250	7-Inch Reel	Plastic Package	Reel


For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 2	5°C	VALUE	UNIT
V_{DS}	Drain-to-source voltage	40	٧
V_{GS}	Gate-to-source voltage	±20	V
	Continuous drain current (package limited), $T_C = 25$ °C	100	
I _D	Continuous drain current (silicon limited), T _C = 25°C	121	Α
	Continuous drain current, T _A = 25°C ⁽¹⁾	19	
I_{DM}	Pulsed drain current, T _A = 25°C ⁽²⁾	321	Α
П	Power dissipation ⁽¹⁾	3.1	W
P_D	Power dissipation, T _C = 25°C	120	VV
T _J , T _{stg}	Operating junction, Storage temperature	-55 to 150	°C
E _{AS}	Avalanche energy, single pulse I_D = 56 A, L = 0.1 mH, R_G = 25 Ω	157	mJ

- (1) Typical $R_{\theta JA} = 40^{\circ} \text{C/W}$ on a 1 inch², 2 oz. Cu pad on a 0.06 inch thick FR4 PCB.
- (2) Max $R_{\theta,JC} = 1.3$ °C/W, pulse duration $\leq 100 \, \mu s$, duty cycle $\leq 1\%$

Gate Charge





Tal	hl	6	of (റവ	nt	en	ts
·	~:	•	vı ·	-			

 Application Description Revision I Specificate 5.1 Electricate 5.2 Therm 5.3 Typicate 	ions	1 1 2 3 7 3 3 4	6.2 6.3 6.4 Med Info 7.1 7.2 7.3	Community Resources
---	------	--------------------------------------	---	---------------------

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (November 2012) to Revision C	Page
Added part number to title	1
Added 7-inch reel to Ordering Information table	1
Updated Continuous Drain Current	1
Updated Pulsed Drain Current	1
Updated pulsed current conditions	1
Updated Max R _{eJC}	3
Updated Figure 1	4
Updated SOA in Figure 10	6
Updated Figure 12	6
Added Community Resources	7
Updated package dimensions	8
Added Recommended Stencil Opening	10
Changes from Revision A (October 2012) to Revision B	Page
Added line for max power dissipation with case temperature held to 25° C	1
Changed the R _{DS(on)} vs V _{GS} and GATE CHARGE graphs	1
• Changed Max R _{0JA} = 121°C/W To: Max R _{0JA} = 125°C/W	4
Changed the Typical MOSFET Characteristics section	4
Changes from Original (June 2012) to Revision A	Page
Changed the Transconductance TYP value From: 127 S To: 100 S	3
· Changed the Turn On and Turn Off Delay Time, Rise and Fall Time Test Conditions From	$I_{DS} = 22 \text{ A}, R_G = 2 \Omega \text{ To}$

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



5 Specifications

5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

C unless otherwise stated)					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CHARACTERISTICS					
Drain to-source voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	40			V
Drain-to-source leakage current	$V_{GS} = 0 \text{ V}, V_{DS} = 32 \text{ V}$			1	μΑ
Gate-to-source leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = 20 \text{ V}$			100	nA
Gate-to-source threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	1.5	1.8	2.3	V
Drain to course on registeres	$V_{GS} = 4.5 \text{ V}, I_D = 22 \text{ A}$		4.7	6.2	$m\Omega$
Diani-to-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 22 \text{ A}$		3.4	4.3	$m\Omega$
Transconductance	$V_{DS} = 20 \text{ V}, I_{D} = 22 \text{ A}$		100		S
C CHARACTERISTICS					
Input capacitance			2200	2640	pF
Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 20 \text{ V}, f = 1 \text{ MHz}$		510	612	pF
Reverse transfer capacitance			13	16	pF
Series gate resistance			1.2	2.4	Ω
Gate charge total (4.5 V)			13	16	0
Gate charge total (10 V)			27	32	nC
Gate charge gate-to-drain	V _{DS} = 20 V, I _D = 22 A		4.3		nC
Gate charge gate-to-source			4.5		nC
Gate charge at V _{th}			3.8		nC
Output charge	V _{DS} = 20 V, V _{GS} = 0 V		30		nC
Turn on delay time			4.5		ns
Rise time	$V_{DS} = 20 \text{ V}, V_{GS} = 10 \text{ V},$		8.8		ns
Turn off delay time	I _{DS} = 22 A, R _G = 0		15		ns
Fall time			2.6		ns
HARACTERISTICS		·			
Diode forward voltage	I _{SD} = 22 A, V _{GS} = 0 V		0.8	1	V
Reverse recovery charge	$V_{DS} = 20 \text{ V}, I_F = 22 \text{ A},$		52		nC
Reverse recovery time	di/dt = 300 A/μs		37		ns
	PARAMETER CHARACTERISTICS Drain to-source voltage Drain-to-source leakage current Gate-to-source threshold voltage Drain-to-source on-resistance Transconductance C CHARACTERISTICS Input capacitance Output capacitance Reverse transfer capacitance Series gate resistance Gate charge total (4.5 V) Gate charge gate-to-drain Gate charge gate-to-source Gate charge at V _{th} Output charge Turn on delay time Rise time Turn off delay time Fall time CHARACTERISTICS Diode forward voltage Reverse recovery charge	PARAMETER TEST CONDITIONS CHARACTERISTICS Drain to-source voltage $V_{GS} = 0 \text{ V}$, $I_D = 250 \text{ μA}$ Drain-to-source leakage current $V_{GS} = 0 \text{ V}$, $V_{DS} = 32 \text{ V}$ Gate-to-source leakage current $V_{DS} = 0 \text{ V}$, $V_{DS} = 20 \text{ V}$ Gate-to-source on-resistance $V_{DS} = V_{DS}$, $I_D = 250 \text{ μA}$ Drain-to-source on-resistance $V_{DS} = 4.5 \text{ V}$, $I_D = 22 \text{ A}$ Transconductance $V_{DS} = 20 \text{ V}$, $I_D = 22 \text{ A}$ C CHARACTERISTICS Input capacitance Output capacitance $V_{DS} = 20 \text{ V}$, $V_{DS} = 20 \text{ V}$, $f = 1 \text{ MHz}$ Reverse transfer capacitance $V_{CS} = 0 \text{ V}$, $V_{DS} = 20 \text$	CHARACTERISTICS V _{GS} = 0 V, I _D = 250 μA 40 Drain to-source voltage V _{GS} = 0 V, V _{DS} = 32 V 40 Gate-to-source leakage current V _{DS} = 0 V, V _{DS} = 32 V 40 Gate-to-source leakage current V _{DS} = 0 V, V _{DS} = 32 V 40 Gate-to-source threshold voltage V _{DS} = 0 V, V _{DS} = 20 V 40 Drain-to-source threshold voltage V _{DS} = 0 V, V _{DS} = 20 V 40 Drain-to-source on-resistance V _{DS} = 20 V, I _D = 220 µA 1.5 Transconductance V _{DS} = 4.5 V, I _D = 22 A 40 Transconductance V _{DS} = 20 V, I _D = 22 A 40 C CHARACTERISTICS Input capacitance V _{DS} = 20 V, V _{DS} = 20 V, I = 1 MHz 40 Reverse transfer capacitance V _{DS} = 0 V, V _{DS} = 20 V, I = 1 MHz 40 Reverse transfer capacitance V _{DS} = 20 V, V _{DS} = 20 V, I = 22 A 40 Gate charge stotal (1.5 V) 40 40 40 Gate charge stotal (1.5 V) 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 </td <td>PARAMETER TEST CONDITIONS MIN TYP CHARACTERISTICS Drain to-source voltage V_{GS} = 0 V, I_D = 250 μA 40 Drain-to-source leakage current V_{GS} = 0 V, V_{DS} = 32 V 40 Gate-to-source leakage current V_{DS} = 0 V, V_{DS} = 20 V 1.5 1.8 Gate-to-source threshold voltage V_{DS} = V_{GS}, I_D = 250 μA 1.5 1.8 Drain-to-source on-resistance V_{GS} = 4.5 V, I_D = 22 A 4.7 V_{GS} = 10 V, I_D = 22 A 3.4 100 C CHARACTERISTICS Input capacitance V_{GS} = 20 V, I_D = 22 A 100 C CHARACTERISTICS 2200 Output capacitance V_{GS} = 0 V, V_{DS} = 20 V, f = 1 MHz 510 Reverse transfer capacitance 1.2 510 Reverse transfer capacitance 1.2 510 Gate charge total (4.5 V) 13 31 Gate charge total (10 V) 27 4.3 Gate charge gate-to-drain V_{DS} = 20 V, I_D = 22 A 4.3 Gate charge at V_{th} 3.8 3.8 Output charge V_{DS}</td> <td>PARAMETER TEST CONDITIONS MIN TYP MAX CHARACTERISTICS Drain to-source voltage V_{GS} = 0 V, V_{DS} = 250 μA 40 ————————————————————————————————————</td>	PARAMETER TEST CONDITIONS MIN TYP CHARACTERISTICS Drain to-source voltage V _{GS} = 0 V, I _D = 250 μA 40 Drain-to-source leakage current V _{GS} = 0 V, V _{DS} = 32 V 40 Gate-to-source leakage current V _{DS} = 0 V, V _{DS} = 20 V 1.5 1.8 Gate-to-source threshold voltage V _{DS} = V _{GS} , I _D = 250 μA 1.5 1.8 Drain-to-source on-resistance V _{GS} = 4.5 V, I _D = 22 A 4.7 V _{GS} = 10 V, I _D = 22 A 3.4 100 C CHARACTERISTICS Input capacitance V _{GS} = 20 V, I _D = 22 A 100 C CHARACTERISTICS 2200 Output capacitance V _{GS} = 0 V, V _{DS} = 20 V, f = 1 MHz 510 Reverse transfer capacitance 1.2 510 Reverse transfer capacitance 1.2 510 Gate charge total (4.5 V) 13 31 Gate charge total (10 V) 27 4.3 Gate charge gate-to-drain V _{DS} = 20 V, I _D = 22 A 4.3 Gate charge at V _{th} 3.8 3.8 Output charge V _{DS}	PARAMETER TEST CONDITIONS MIN TYP MAX CHARACTERISTICS Drain to-source voltage V _{GS} = 0 V, V _{DS} = 250 μA 40 ————————————————————————————————————

5.2 Thermal Information

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance ⁽¹⁾			1.3	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾⁽²⁾			50	°C/W

⁽¹⁾ R_{θJC} is determined with the device mounted on a 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu pad on a 1.5 inch x 1.5 inch (3.81 cm x 3.81 cm), 0.06 inch (1.52 mm) thick FR4 PCB. R_{θJC} is specified by design, whereas R_{θJA} is determined by the user's board design.


(2) Device mounted on FR4 material with 1 inch2 (6.45 cm2), 2 oz. (0.071 mm thick) Cu.

Product Folder Links: CSD18503Q5A






Max $R_{\theta JA} = 50^{\circ} C/W$ when mounted on 1 inch² (6.45 cm²) of 2 oz. (0.071 mm thick) Cu.



Max $R_{\theta JA} = 125^{\circ} C/W$ when mounted on a minimum pad area of 2 oz. (0.071 mm thick) Cu.

5.3 Typical MOSFET Characteristics

(T_A = 25°C unless otherwise stated)




Submit Documentation Feedback



Typical MOSFET Characteristics (continued)


(T_A = 25°C unless otherwise stated)



100 T_C = 125℃ 90 T_C = 25℃ IDS - Drain-to-Source Current (A) T_C = -55℃ 80 70 60 50 40 30 20 10 0 1.5 3.5 4.5 5 V_{GS} - Gate-to-Source Voltage (V) D003 $V_{DS} = 5 V$

Figure 2. Saturation Characteristics








Figure 4. Gate Charge




Figure 6. Threshold Voltage vs Temperature





Figure 7. On-State Resistance vs Gate-to-Source Voltage

TEXAS INSTRUMENTS

Typical MOSFET Characteristics (continued)

(T_A = 25°C unless otherwise stated)







Figure 8. Normalized On-State Resistance vs Temperature








Figure 10. Maximum Safe Operating Area

Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback



6 Device and Documentation Support

6.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.2 Trademarks

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

6.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Product Folder Links: CSD18503Q5A



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Q5A Package Dimensions




DIM	MILLIMETERS								
DIN	MIN	NOM	MAX						
Α	0.90	1.00	1.10						
b	0.33	0.41	0.51						
С	0.20	0.25	0.34						
D1	4.80	4.90	5.00						
D2	3.61	3.81	4.02						
E	5.90	6.00	6.10						
E1	5.70	5.75	5.80						
E2	3.38	3.58	3.78						
E3	3.03	3.13	3.23						
е	1.17	1.27	1.37						
e1	0.27	0.37	0.47						
e2	0.15	0.25	0.35						
Н	0.41	0.56	0.71						
K	1.10								
L	0.51	0.61	0.71						
L1	0.06	0.13	0.20						
θ	0°		12°						

Submit Documentation Feedback



7.2 Recommended PCB Pattern




DIM	MILLIM	ETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
F1	6.205	6.305	0.244	0.248		
F2	4.46	4.56	0.176	0.18		
F3	4.46	4.56	0.176	0.18		
F4	0.65	0.7	0.026	0.028		
F5	0.62	0.67	0.024	0.026		
F6	0.63	0.68	0.025	0.027		
F7	0.7	0.8	0.028	0.031		
F8	0.65	0.7	0.026	0.028		
F9	0.62	0.67	0.024	0.026		
F10	4.9	5	0.193	0.197		
F11	4.46	4.56	0.176	0.18		


For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.



7.3 Recommended Stencil Opening



7.4 Q5A Tape and Reel Information



Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance ±0.2
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified)
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

14-Apr-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
CSD18503Q5A	ACTIVE	VSONP	DQJ	8	•	Pb-Free (RoHS Exempt)	. , ,	Level-1-260C-UNLIM	-55 to 150	CSD18503	Samples
CSD18503Q5AT	ACTIVE	VSONP	DQJ	8	250	Pb-Free (RoHS Exempt)	CU SN	Level-1-260C-UNLIM		CSD18503	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

14-Apr-2015

n no event shall TI's liability aris	ing out of such information exceed the total	purchase price of the TI part(s) at	t issue in this document sold by	TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>