

CUSTOMER	CES008
SAMPLE CODE	SH480480T001-ZHA
MASS PRODUCTION CODE	PH480480T001-ZHA
SAMPLE VERSION :	01
SPECIFICATIONS EDITION	001
DRAWING NO. (Ver.)	LMD-PH480480T001-ZHA (Ver.001)
PACKAGING NO. (Ver.)	-

Customer Approved

Date:

A	Approved	Checked	Designer
	廖志豪 Rex Liao	陳宗淇 Howard Chen	黃丞毅 Ian Huang
—	iminary specification cification for sample a	C 1	2023.12.18 TW RD APR
	Р	OWERTIP TECH. COR	Ρ.
Headquarters:	No.8, 6 th Road, Taichung In Taichung, Taiwan	dustrial Park, TEL: 886-4-2355	-8168 E-mail: <u>sales@powertip.com.tw</u>
	台中市 407 工業區六路 8 號	FAX: 886-4-2355	-8166 Http://www.powertip.com.tw



History of Version

<u>Date</u> (mm / dd / yyyy)	<u>Ver.</u>	<u>Edi.</u>	Description	Page	<u>Design by</u>
12/18/2023	01	001	Preliminary.	-	lan



Contents

1. SPECIFICATIONS

- 1.1 Features
- 1.2 Mechanical Specifications
- 1.3 Absolute Maximum Ratings
- **1.4 DC Electrical Characteristics**
- **1.5 Optical Characteristics**
- 1.6 Backlight Unit Characteristics

2. MODULE STRUCTURE

- 2.1 Counter Drawing
- 2.2 Interface Pin Description
- 2.3 Timing Characteristics

3. QUALITY ASSURANCE SYSTEM

- 3.1 Quality Assurance Flow Chart
- 3.2 Inspection Specification

4. RELIABILITY TEST

4.1 Reliability Test Condition

5. PRECAUTION RELATING PRODUCT HANDLING

- 5.1 Safety
- 5.2 Handling
- 5.3 Storage
- 5.4 Terms of Warranty

Appendix :

1. LCM Drawing.



1. SPECIFICATIONS

1.1 Features

<u>ltem</u>	Standard Value
Display Resolution	480*3(RGB)*480 Dots
LCD Type	Full Viewing Angle , Normally Black , Transmissive Type
Screen size(inch)	4 inch
Color configuration	R.G.B. Vertical Stripe
Weight	-
Interface	16/18/24 Bit RGB + 3-Line SPI (Setup)
Driver IC	ST7701S
	THIS PRODUCT CONFORMS THE ROHS OF PTC
ROHS	Detail information please refer website:
	http://www.powertip.com.tw/news_detail.php?Key=1&cID=1

1.2 Mechanical Specifications

<u>ltem</u>	Standard Value	<u>Unit</u>
Outline Dimension	77.0 (W) * 80.0 (L) * 2.3 (H)	mm

LCD Panel

Item	Standard Value	<u>Unit</u>
Active Area	71.856 (W) * 70.176 (L)	mm

Note: For detailed information please refer to LCM drawing.



1.3 Absolute Maximum Ratings

<u>Item</u>	<u>Symbol</u>	<u>Condition</u>	<u>Min.</u>	<u>Max.</u>	<u>Unit</u>
Supply Voltage	VDD		-0.3	+4.6	V
Supply Voltage (Logic)	VDDI		-0.3	+4.6	V
Operating Temperature	Top (Ts)	Note 1	-30	+85	°C
Storage Temperature	Тsт (Та)	Note 2	-40	+90	°C

The absolute maximum rating values of this product are not allowed to be exceeded at any times. Should a module be used with any of the absolute maximum ratings exceeded, the characteristics of the module may not be recovered, or in an extreme case, the module may be permanently destroyed.

Note 1: Ts is the temperature of panel's surface.

Note 2: Ta is the ambient temperature of samples.

1.4 DC Electrical Characteristics

GND = 0V, Ta = 25°C

<u>Item</u>	<u>Symbol</u>	Condition	Min.	<u>Typ.</u>	<u>Max.</u>	<u>Unit</u>	<u>Remark</u>
Supply Voltage	VDD	-	2.5	3.3	3.6	V	
Supply Voltage (Logic)	VDDI		1.65	1.8	3.6	V	
Input Signal	VIH	-	0.7*VDDI		VDDI	V	
Voltage	VIL	-	GND		0.3*VDDI	V	
Output Signal	VOH		0.8*VDDI		VDDI	V	
Voltage	VOL		GND		0.2*VDDI	V	
Supply Current	IDD	VDD=3.3V		(30)		mA	
Supply Current (Logic)	IDDI	VDDI=1.8V		TBD		mA	Note1

Note1:Maximum current display



1.5 Optical Characteristics

TFT LCD Panel

VDD=3.3V,Ta=25°C


						0.01,		
<u>ltem</u>		<u>Symbol</u>	<u>Condition</u>	<u>Min.</u>	<u>Typ.</u>	<u>Max.</u>	<u>Unit</u>	-
Response Tin	ne	Tr + Tf	-	-	25	35	ms	Note2
	Тор	ΘY+		70	80	-		
Viewing Angle	Bottom	ΘY-	CR ≥ 10	70	80	-	Deg.	Note4
viewing Angle	Left	ΘX-		70	80	-	Deg.	NOLE4
	Right	ΘX+		70	80	-		
Contrast Rat	io	CR		640	800	-	1	Note3
	White	Х		-	(0.30)	-		
	VIIIC	Y-	K Y -	•	(0.33)	-		
	Red	Х		-	(0.62)	-		
Color of CIE Coordinate		Y		-	(0.33)	-		Note1
(With B/L)	Croop	Х			(0.29)	-	-	Note I
	Green	Y		-	(0.52)	-		
	Dhia	Х		-	(0.14)	-		
	Blue	Y		-	(0.14)	-		
Average Brightr	ness							
Pattern=White Display (With B/L)*1		IV		-	(1000)	-	cd/m2	Note1
			IF=20mA					
Luminance Unifc (With B/L)*2	•	∆ B		70	-	-	%	Note1


Note1:

 $1 : \triangle B=B(min) / B(max) \times 100\%$

2 : Measurement Condition for Optical Characteristics:

- a : Environment: 25°C±5°C / 60±20%R.H , no wind , dark room below 10 Lux at typical lamp current and typical operating frequency.
- b : Measurement Distance: 500 ± 50 mm \rightarrow (θ = 0°)
- c : Equipment: TOPCON BM-7 fast , (field 1°) , after 10 minutes operation.
- d: The uncertainty of the C.I.E coordinate measurement ±0.01 · Average Brightness ± 4%






Colorimeter=BM-7 fast



Note2: Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white"(falling time) and from "white" to "black"(rising time), respectively. The response time is defined as the time interval between the 10% and 90% of Amplitudes.

Refer to figure as below:






1.6 Backlight Characteristics

Maximum Ratings

<u>ltem</u>	<u>Symbol</u>	Conditions	<u>Min.</u>	Max.	<u>Unit</u>
LED Forward Current	IF	Ta =25℃	-	TBD	mA
LED Reverse Voltage	VR	Ta =25℃	-	TBD	V
Power Dissipation	PD	Ta =25℃	-	TBD	W

Electrical / Optical Characteristics

<u>ltem</u>	<u>Symbol</u>	Conditions	<u>Min.</u>	∽́ <u>Тур.</u>	<u>Max.</u>	<u>Unit</u>
Forward Voltage	VF			(18.6)		V
Average Brightness (Without LCD)	IV	IF=20mA		TBD		cd/m ²
CIE Color Coordinate	Х			TBD		
(Without LCD)	Y		5	TBD		-
Color			White			



Other Description

Item	<u>Conditions</u>	Description
Life Time	Ta =25℃ IF=200mA	50000 hrs




2. MODULE STRUCTURE

2.1 Counter Drawing

2.1.1 LCM Mechanical Diagram

* See Appendix

2.1.2 Block Diagram





2.2 Interface Pin Description

TFT LCM Interface

<u>Pin No.</u>	<u>Symbol</u>	Function
1	NC	No connection
2	NC	No connection
3	NC	No connection
4	NC	No connection
5	GND	Ground
6	GND	Ground
7	VDD	Supply Voltage
8	VDDI	Logic Supply Voltage
9	SDO	Serial data output pin used for the SPI Interface. Leave the pin open when not in use.
10	SDA	Serial data input pin for SPI Interface. Fix to GND level when not in use.
11	SCL	Serial clock input for SPI interface. Fix to IOVCC or GND level when not in use.
12	CSX	Chip select signal. Low: The chip is accessible High: The chip is not selected Fix to IOVCC or GND level when not in use.
13	RESET	External reset input. Initializes the chip with a low input. Be sure to execute a power- on reset after supplying power.
14	DB23(R7)	Red Data.
15	DB22(R6)	Red Data.
16	DB21(R5)	Red Data.
17	DB20(R4)	Red Data.
18	DB19(R3)	Red Data.
19	DB18(R2)	Red Data.
20	DB17(R1)	Red Data.
21	DB16(R0)	Red Data.




<u>Pin No.</u>	<u>Symbol</u>	Function
22	DB15(G7)	Green Data.
23	DB14(G6)	Green Data.
24	DB13(G5)	Green Data.
25	DB12(G4)	Green Data.
26	DB11(G3)	Green Data.
27	DB10(G2)	Green Data.
28	DB9(G1)	Green Data.
29	DB8(G0)	Green Data.
30	DB7(B7)	Blue Data.
31	DB6(B6)	Blue Data.
32	DB5(B5)	Blue Data.
33	DB4(B4)	Blue Data.
34	DB3(B3)	Blue Data.
35	DB2(B2)	Blue Data.
36	DB1(B1)	Blue Data.
37	DB0(B0)	Blue Data.
38	DE	Data enable signal for RGB interface operation Low: access enabled High: access inhibited Fix to IOVCC or GND level when not in use.
39	PCLK	Dot clock signal for RGB interface operation Fix to IOVCC or GND level when not in use.
40	HSYNC	Line synchronizing signal for RGB interface operation Fix to IOVCC or GND level when not in use,
41	VSYNC	Frame synchronizing signal for RGB interface operation Fix to IOVCC or GND level when not in use.
42	NC	No connection
43	LEDK	LED Cathode.
44	NC	No connection
45	LEDA	LED Anode.



2.3 Timing Characteristics

2.3.1 Serial Interface Characteristics (3-line serial):

3-line serial Interface Timing Characteristics




VDDI=1.8,VDD=2.8, GND=0V, Ta=25°C

<u>Signal</u>	<u>Symbol</u>	Parameter Parameter	<u>Min</u>	MAX	<u>Unit</u>	Description
	Tcss	Chip select setup time (write)	15		ns	
	Тсѕн	Chip select hold time (write)	15		ns	
CSX	T _{CSS}	Chip select setup time (read)	60		ns	
	Tscc	Chip select hold time (read)	60		ns	
	Тснw	Chip select "H" pulse width	40		ns	
	T _{SCYCW}	Serial clock cycle (Write)	66		ns	
	Тѕнѡ	SCL "H" pulse width (Write)	15		ns	
801	Tslw	SCL "L" pulse width (Write)	15		ns	
SCL	TSCYCR	Serial clock cycle (Read)	150		ns	
	Tshr	SCL "H" pulse width (Read)	60		ns	
	Tslr	SCL "L" pulse width (Read)	60		ns	
SDA	T _{SDS}	Data setup time	10		ns	
(DIN)	Tsdh	Data hold time	10		ns	
SDO	Tacc	Access time	20	50	ns	Max: CL=30pF
(DOUT)	Тон	Output disable time	50	50	ns	Min: CL=8pF

Note : The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.



2.3.2 RGB Interface Characteristics :




VDDI=1.8,VDD=2.8, GND=0V, Ta=25°C

<u>Signal</u>	<u>Symbol</u>	Parameter	MIN	MAX	<u>Unit</u>	Description
HSYNC,	Такинаа	VSYNC, HSYNC Setup Time	5		20	
VSYNC	TSYNCS	VSTNC; HSTNC Setup Time	5	-	ns	
DE	Tens	Enable Setup Time	5	-	ns	
DE	T _{ENH}	Enable Hold Time	5	-	ns	
	PWDH	PCLK High-level Pulse Width	15	-	ns	
PCLK	PWDL	PCLK Low-level Pulse Width	15	-	ns	
FULK	Тсуср	PCLK Cycle Time	33	-	ns	
	Trghr, Trg <mark>hf</mark>	PCLK Rise/Fall time	-	15	ns	
DB TPDS		PD Data Setup Time	5	-	ns	
	Тррн	PD Data Hold Time	5	-	ns	



2.3.3 Reset Timing:



Related Pins	<u>Symbol</u>	<u>Parameter</u>	MIN	MAX	<u>Unit</u>
	TRW	Reset pulse duration	10	-	us
RESET	TRT	Reset cancel	-	5 (Note 1, 5)	ms
IRI		Reset cancer		120(Note 1, 6, 7)	ms


Notes:

1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.

2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	<u>Action</u>
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.
 Spike Rejection also applies during a valid reset pulse as shown below:



- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.

7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.



RGB Interface

The ST7701SI support RGB interface Mode 1 and Mode 2. The interface signals as shown in table 6.3.1. The Mode 1 and Mode 2 function is select by setting in the Command 2, please reference application note.

In RGB Mode 1, writing data to line buffer is done by PCLK and Video Data Bus (D[23:0]), when DE is high state. The external clocks (PCLK, VS and HS) are used for internal displaying clock. So, controller must always transfer PCLK, VS and HS signal to ST7701SI.

In RGB Mode 2, back porch of Vsync is defined by VBP_HVRGB [7:0] of RGBCTR command. And back porch of Hsync is defined by HBP_HVRGB [7:0] of RGBCTR command. Front porch of Vsync are not setting by this mode

RGB I/F Mode	<u>PCLK</u>	DE	<u>VS</u>	<u>HS</u>	DB[23:0]	Register for Blanking Porch setting
RGB Mode 1	Used	Used	Used	Used	Used	Not Used
RGB Mode 2	Used	Not Used	Used	Used	Used	Used

<u>Symbol</u>	<u>Name</u>	Description
PCLK	Pixel clock	Pixel clock for capturing pixels at display interface
HSYNC	Horizontal sync	Horizontal synchronization timing signal
VSYNC	Vertical sync	Vertical synchronization timing signal
DE	Data enable	Data enable signal (assertion indicates valid pixels)
DB[23:0]	Pixel data	Pixel data in 16-bit,18-bit and 24-bit format


RGB Color Format

ST7701SI supports two kinds of RGB interface, DE mode (mode 1) and HV mode (mode 2), and 16bit/18bit and 24 bit data format. When DE mode is selected and the VSYNC, HSYNC, DOTCLK, DE, D[23:0] pins can be used; when HV mode is selected and the VSYNC, HSYNC, DOTCLK, D[23:0] pins can be used. When using RGB interface, only serial interface can be selected.

24 bits configuration		<u>18 bits cor</u>	nfiguration	16 bits configuration	
Pad name	<u>VIPF[3:0]=0111</u>	<u>VIPF[3:</u>	<u>0]=0110</u>	<u>VIPF[3:0]=0101</u>	
		<u>MDT=0</u>	<u>MDT=1</u>	<u>VIPP[3.0]=0101</u>	
DB[23]	R7	Not used	Not used	Not used	
DB[22]	R6	Not used	Not used	Not used	
DB[21]	R5	R5	Not used	Not used	
DB[20]	R4	R4	Not used	R4	
DB[19]	R3	R3 🖉	Not used	R3	
DB[18]	R2	R2	Not used	R2	
DB[17]	R1	R1	R5	R1	
DB[16]	R0	R0	R4	R0	
DB[15]	G7	Not used	R3	Not used	
DB[14]	G6	Not used	R2	Not used	
DB[13]	G5	G5	R1	G5	
DB[12]	G4	G4	R0	G4	
DB[11]	G3	G3	G5	G3	
DB[10]	G2	G2	G4	G2	
DB[09]	G1	G1	G3	G1	
DB[08]	G0	G0	G2	G0	
DB[07]	B7	Not used	G1	Not used	
DB[06]	B 6	Not used	G0	Not used	
DB[05]	B5	B5	B5	Not used	
DB[04]	B4	B4	B4	B4	
DB[03]	B3	B3	B3	B3	
DB[02]	B2	B2	B2	B2	
DB[01]	B1	B1	B1	B1	
DB[00]	BO	B0	B0	B0	

RGB Interface Definition

The display operation via the RGB interface is synchronized with the VSYNC, HSYNC, and DOTCLK signals. The data can be written only within the specified area with low power consumption by using window address function. The back porch and front porch are used to set the RGB interface timing.



Please refer to the following table for the setting limitation of RGB interface signals.

Parameter	<u>Symbol</u>	<u>Min.</u>	<u>Typ.</u>	<u>Max.</u>	<u>Unit</u>
Horizontal Sync. Width	hpw	2	-	255 (Note 2)	Clock
Horizontal Sync. Back Porch	hbp	2		255 (Note 2)	Clock
Horizontal Sync. Front Porch	hfp	2		-	Clock
Vertical Sync. Width	VS	2		254 (Note 2)	Line
Vertical Sync. Back Porch	vbp	2		254 (Note 2)	Line
Vertical Sync. Front Porch	vfp	2			Line

Note:

- 1. Typical value are related to the setting frame rate is 60Hz..
- 2. VS+VBP<=254, HPW+HBP<=255


RGB Interface Mode Selection

ST7701SI supports two kinds of RGB interface, DE mode and HV mode. The table shown below uses command C3h to select RGB interface mode.

DE/Sync	RGB Mode
0	DE mode
1	HV mode

RGB Interface Timing


The timing chart of RGB interface DE mode is shown as follows.



Note: The setting of front porch and back porch in host must match that in IC as this mode.




The timing chart of RGB interface HV mode is shown as follows.





3. QUALITY ASSURANCE SYSTEM

3.1 Quality Assurance Flow Chart





<u>ltem</u>	<u>Customer</u>	<u>Sales</u>	<u>R&D</u>	<u>Q.A</u>	Manufact uring	Product control	Purchase	Inventory control
<u>Sales</u> <u>Service</u>	Info Analysis	Claim		Tracking	Failure anal			
<u>Q.A</u> <u>Activity</u>	1. ISO 9001 3. Equipmen 5. Standardiz	t calibratio	า		Process imp Education A			



3.2. Inspection Specification 3.2.1 Delivery Inspection Standards

3.2.1.1 Inspection Conditions

Inspection distance: 30 cm - 50cm Viewing angle: ±45°

3.2.1.2 Environmental Conditions

Ambient temperature:	25°C ± 5°C
Ambient humidity:	65±10% RH
Ambient illumination:	300~700 lux

3.2.1.3 Sampling Conditions


- 1. Lot size: quantity of shipment lot per model
- 2. Sampling method:

Compli	ng plan	GB/T 2828-2003		
Sampi	ng plan	Normal inspection, Class II		
4.01	Major Defect	0.65%		
AQL	Minor Defect	1.5%		

No.	Items to be inspected	Criteria	Classification of defects
1	Functional defects	 No display, Open or miss line Display abnormally, Short Backlight no lighting, abnormal lighting. TP no function 	Major
2	Missing	Missing component	
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed	
4	Colour tone	Colour unevenness, refer to limited sample	
5	Spot Line defect	Light dot, Dim spot, Polarizer bubble; Polarizer accidented spot.	Minor
6	Soldering appearance	Good soldering, peeling off is not allowed.	
7	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	



3.2.1.4 Zone Definition



Zone A: Effective Viewing Area (Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (ZoneA+ZoneB) which can't be seen after assembly by customer.

Zone D: IC Bonding Area


Note: Generally, visual defects in Zone C can be ignored when it doesn't affect product function or appearance after assembly by customer.

3.2.1.5 Basic Principle

A set of sample to indicate the limit of acceptable quality level shall be discussed should a dispute occur.



3.2.1.6 Inspection Criteria







3.0	1. Sec. et al.	Width (mm)	Length (mm)	Acceptable Qty			
	Line defect (LCD/TP/ Polarizer black/ white line, scratch, stain)			А	В	С	
		Ф≤0.05	Ignore Ignore				
		0.05 <w≤0.06< td=""><td>L≤5.0</td><td>Ns</td><td>≤2</td><td colspan="2" rowspan="2">Ignore</td></w≤0.06<>	L≤5.0	Ns	≤2	Ignore	
		0.07 <w≤0.08< td=""><td>L≤4.0</td><td>Ns</td><td>\$2</td></w≤0.08<>	L≤4.0	Ns	\$2		
		0.08 <w< td=""><td>De</td><td>fine as spo</td><td>ot defect</td><td></td></w<>	De	fine as spo	ot defect		
4.0	SMT	Do not allow: missing parts, solderless connection, cold solder joint, miss match, the positive and negative polarity oppose					
5.0	Display colour & Brightne ss	 Colour: Measuring the colour coordinates, The measurement standard according to the datasheet or samples Brightness: Measuring the brightness of White screen, The measurement standard according to the datasheet or Samples 					
6.0	LCD Mura	By 5% ND filter invisible					

Number	ltems	Criteria
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed



4. RELIABILITY TEST

4.1 Reliability Test Condition

(Ver.B01)

- -						
<u>NO.</u>	TEST ITEM	TEST CONDITION				
1	High Temperature Storage Test	Keep in 90 ±5°C 240 hrs				
2	Low Temperature Storage Test	Keep in −40 ±5°C 240 hrs				
3	High Temperature / High Humidity Storage Test	Keep in 60 °C / 90% R.H duration for 240 hrs (Excluding the polarizer)				
4	Temperature Cycling Storage Test	$-40^{\circ}C \rightarrow +25^{\circ}C \rightarrow 90^{\circ}C \rightarrow +25^{\circ}C$ (30mins) (5mins) (30mins) (5mins) 420 Cycle				
		Air Discharge:	Contact Discharge:			
		Apply 2 KV with 5 times	Apply 250 V with 5 times			
		Discharge for each polarity +/-	discharge for each polarity +/-			
		1.Temperature ambiance : 15℃ ~35℃				
5	ESD Test	2.Humidity relative : 30%~60%				
Ŭ		3.Energy Storage Capacitance(Cs+Cd) : 150pF±10%				
		4.Discharge Resistance(Rd) : 330Ω±10%				
		5.Discharge, mode of operation : Single Discharge (time between suggessive discharges at least 1 see)				
		Single Discharge (time between successive discharges at least 1 sec) (Tolerance if the output voltage indication : ±5%)				
6	Vibration Test	1. Sine wave $10 \sim 55$ Hz frequency 2. The emplitude of vibration 1.5	· · · · · · · · · · · · · · · · · · ·			
	(Packaged)	2. The amplitude of vibration $:1.5$				
	Drop Test (Packaged)	3.Each direction (X \ Y \ Z) durat				
		Packing Weight (Kg)				
		0 ~ 45.4	122			
7		45.4 ~ 90.8	76			
		90.8 ~ 454	61			
		0ver 454	46			
		Dron Direction 1 × 1 company 19 ada	os / 6 sidos opab 1tima			
		Drop Direction :%1 corner / 3 edg	es / 0 sides each fuille			

©Result Evaluation Criteria :

Under the display quality test conditions with normal operations with normal operation state. Do not change these conditions as such changes may affect practical display function. (Normal operation state)

Temperature : +20~30°C Humidity : 50~70% Atmospheric pressure : 86~106Kpa



5. PRECAUTION RELATING PRODUCT HANDLING

5.1 SAFETY

- 5.1.1 If the LCD panel breaks, be careful not to get the liquid crystal to touch your skin.
- 5.1.2 If the liquid crystal touches your skin or clothes, please wash it off immediately by using soap and water.

5.2 HANDLING

- 5.2.1 Avoid any strong mechanical shock which can break the glass.
- 5.2.2 Avoid static electricity which can damage the CMOS LSI—When working with the module, be sure to ground your body and any electrical equipment you may be using.
- 5.2.3 Do not remove the panel or frame from the module.
- 5.2.4 The polarizing plate of the display is very fragile. So, please handle it very carefully, do not touch, push or rub the exposed polarizing with anything harder than an HB pencil lead (glass, tweezers, etc.)
- 5.2.5 Do not wipe the polarizing plate with a dry cloth, as it may easily scratch the surface of plate.
- 5.2.6 Do not touch the display area with bare hands, this will stain the display area.
- 5.2.7 Do not use ketonic solvent & aromatic solvent. Use with a soft cloth soaked with a cleaning naphtha solvent.
- 5.2.8 To control temperature and time of soldering is $320 \pm 10^{\circ}$ C and $3 \sim 5$ sec.
- 5.2.9 To avoid liquid (include organic solvent) stained on LCM.
- 5.2.10 Caution! (LCM products with Capacitive Touch Panel) Strong EMI-sources such as switch-mode power supplies (SPS) can lead to touch malfunction (e.g., ghost-touches). Therefore, the touch needs to be thoroughly tested inside the target application.
- 5.2.11 CAUTION: Continuously displaying same static image will result in high possibility of image sticking/image burn-in effect due to TFT panel characteristic.
- 5.2.12 Double-sided tape designed to be attached with the customer's mechanical device, please follow up the rules and regulations published by the original manufacturer of double-side tape for the attachment operation.

5.3 STORAGE

- 5.3.1 Store the panel or module in a dark place where the temperature is $25^{\circ}C \pm 5^{\circ}C$ and the humidity is below 65% RH.
- 5.3.2 Do not place the module near organics solvents or corrosive gases.
- 5.3.3 Do not crush, shake, or jolt the module.

5.4 TERMS OF WARRANTY

5.4.1 Applicable warrant period

The period is within thirteen months since the date of shipping out under normal using and storage conditions.

5.4.2 Unaccepted responsibility

This product has been manufactured to your company's specification as a part for use in your company's general electronic products. It is guaranteed to perform according to delivery specifications. For any other use apart from general electronic equipment, we cannot take responsibility if the product is used in nuclear power control equipment, aerospace equipment, fire and security systems or any other applications in which there is a direct risk to human life and where extremely high levels of reliability are required.

