



OLED SPECIFICATION

Model No:

REX001602CYPP5N00000

CUSTOMER:

APPROVED BY	
PCB VERSION	
DATE	

FOR CUSTOMER USE ONLY

SALES BY	APPROVED BY	CHECKED BY	PREPARED BY
Release DATE:		100	



1. Revision History

VERSION	DATE	REVISED PAGE NO.	Note
0	2014/09/18		First release



Contents

- 1.General Specification
- 2. Module Classification Information
- 3.Interface Pin Function
- 4. Counter Drawing & Block Diagram
- 5. Absolute Maximum Ratings
- 6.Electrical Characteristics
- 7. Optical Characteristics
- 8.OLED Lifetime
- 9.Reliability
- 10.Inspection specification
- 11.Precautions in use of OLED Modules



1.General Specification

The Features is described as follow:

■ Module dimension: 68.5 x 17.5 x 2.05 (max.) mm

■ View area: 58.22 x 13.52 mm

■ Active area: 56.22 x 11.52 mm

■ Number of dots: 16 Character x 2 Line

■ Dot size: 0.57 x 0.67 mm

Dot pitch: 0.60x 0.70 mm

■ Character size: 2.97 x 5.57 mm

■ Character pitch: 3.55 x 5.95 mm

■ Duty: 1/16

■ Panel type: OLED , Yellow

■ IC: SSD1311



2.Module Coding System

1	2	3	4	5	6	7	8	9	10	11	12	13
R	Е	Х	001602	С	Υ	Р	Р	5	N	0	0	000

Item	Description						
1	R: Raystar Optron	ics Inc.					
2	E: OLED						
3	Display Type: C→C	Character Type, G→Graphic Type,T→TAB Type ,X→COG Type					
4	Dot Matrix: 16* 0	2					
5	Serials code						
		A: Amber R: RED					
6	Emitting Color	B: Blue Y: Yellow					
		G : Green W : White					
7	Polarizer	P: With Polarizer; N: Without Polarizer					
8	Display Mode	P : Passive Matrix ; A: Active Matrix					
9	Driver Voltage	3: 3.0 V; 5: 5.0V					
10	Touch Panel	N:Without touch panel; T: With touch panel					
10	Touch Faller	S : Resistive touch panel					
11	Species	0:Normal, 1:Sunlight readable, 2:Transparent, 3:Flexible,					
	•	4:Lighting					
12	Grade code						
13	Serial No.	Sales code					



3.Interface Pin Function

Pin No.	Symbol	Pin Type	Description					
1	NC	_	No connection					
2	VSL	Р	This is segment voltage (output low level) reference pin. When external VSL is not used, this pin should be left open. When external VSL is used, connect with resistor and diode to ground (details depend on application).					
3	VSS	Р	Ground pin. It must be connected to external ground.					
4	REGVDD	I	Internal VDD regulator selection pin in 5V I/O application mode. When this pin is pulled HIGH, internal VDD regulator is enabled (5V I/O application). When this pin is pulled LOW, internal VDD regulator is disabled (Low voltage I/O application).					
5	SHLC	I	This pin is used to determine the Common output scanning direction. COM scan direction SHLC					
6	SHLS		This pin is used to change the mapping between the display data column address and the Segment driver. SEG scan direction SHLS SEG direction 1 SEG0 to SEG99 (Normal) 0 SEG99 to SEG0 (Reverse) Note (1) 0 is connected to VSS (2) 1 is connected to VDDIO					
7	VDD		Power supply for core logic operation. VDD can be supplied externally or regulated internally. In LV IO application (internal VDD is disabled), this is a power input pin. In 5V IO application (internal VDD is enabled), VDD is regulated internally from VDDIO. A capacitor should be connected between VDD and VSS under all circumstances.					



8	VDDIO	Р	Low voltage power supply and power supply for interface logic level in both Low Voltage I/O and 5V I/O application. It should match with the MCU interface voltage level and must be connected to external source.
9	BS0		MCU bus interface selection pins. Select appropriate logic
10	BS1		setting as described in the following table. BS2, BS1 and BS0 are pin select.
11	BS2	I	Bus Interface selection BS[2:0]
12	GPIO	I/O	It is a GPIO pin. Details refer to OLED command DCh.
13	CS#	I	This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW). In I2C mode, this pin must be connected to VSS.
14	RES#	I,	This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.
15	D/C#		This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I2C mode, this pin acts as SA0 for slave address selection. When serial interface is selected, this pin must be connected to VSS.
16	R/W#(WR#)	ı	This pin is read / write control input pin connecting to the MCU interface. When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be connected to VSS.




17	E(RD#)	I	This pin is MCU interface input. When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be connected to VSS.						
18	D0								
19	D1		These pins are bi-directional data bus connecting to the MCU						
20	D2		data bus. Unused pins are recommended to tie LOW.						
21	D3	1/0	When serial interface mode is selected, D0 will be the serial						
22	D4	I/O	clock input: SCLK; D1 will be the serial data input: SID and D2 will be the serial data output: SOD. When I2C mode is selected, D2, D1 should be tied together						
23	D5								
24	D6		and serve as SDAout, SDAin in application and D0 is the serial clock input, SCL.						
25	D7								
26	IREF	I	This pin is the segment output current reference pin. IREF is supplied externally. A resistor should be connected between this pin and VSS to maintain current of around 15uA.						
27	ROM0		These pins are used to select Character ROM; select appropriate logic setting as described in the following table. ROM1 and ROM0 are pin select as shown in below table: Character ROM selection ROM1 ROM0 ROM ROM						
28	ROM1		0						
			(2) 1 is connected to VDDIO						
29	OPR0	ı	This pin is used to select the character number of character generator. Character RAM selection						



		ı					_			
			OPRI	OPR0	CGROM	CGRAM				
			1	1	256	0				
			0	1	248	8				
00	0004		1	0	250	6				
30	OPR1		0	0	240	8				
			Note							
			(1) 0 is c	(1) 0 is connected to VSS						
					d to VDDIO					
			COM sig	nal dese	elected volta	ige level.	7			
31	VCOMH	Р					this pin and VSS.			
							nect to this pin.			
			_				his is also the most			
32	VCC	Р								
5-		•	positive power voltage supply pin. It is supplied by external high voltage source.							
33	NC	_	No conn	ection			/			



4. Counter Drawing & Block Diagram



40

DD RAM Address

41

4F



5.Absolute Maximum Ratings

Item	Symbol	Min	Max	Unit	Notes
Supply Voltage For Logic	VDDIO	-0.3	6.0	V	
Operating Temperature	T _{OP}	-40	+80	$^{\circ}$	
Storage Temperature	T _{ST}	-40	+80	°C	7

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 5 "Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate



6.Electrical Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage For Logic	VDDIO	_	4.8	5.0	5.3	V
Supply Voltage for Display	VCC	_	10	12	15	V
Input High Volt.	VIH	_	0.8 VDD	_	1	V
Input Low Volt.	VIL	_	_	- <	0.2VDD	V
Output High Volt.	VOH	IOH=-0.5mA	0.9 VDD		- /	V
Output Low Volt.	VOL	IOL=0.5mA	-	- }	0.1 VDD	V
50% Check Board Operating Current	ICC	VCC=12V	14	16	18	mA

Note: When you use 5V for Vddio please don't use 3V or 3.3V for logic I/O this will cause module does not work.


Page 13, Total 28 Pages





7. Optical Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
View Angle	(V)θ	_	160	_	_	deg
View Aligie	(Η)φ	_	160	_	7	deg
Contrast Ratio	CR	Dark	2000:1		(-)	_
Response Time	T rise	_	_	10		μs
l tooponioo tiinio	T fall	_		10	_	μs
Display with 50% check Board Brightness				110	_	_
CIEx(Yellow)	x,y(CIE1931)	0.45	0.47	0.49	_	
CIEy(Yellow)		x,y(CIE1931)	0.48	0.50	0.52	_





Page 14, Total 28 Pages



8.OLED Lifetime

ITEM	Conditions	Min	Тур	Remark
Operating Life Time	Ta=25°ℂ / Initial 50% check Board Typical Brightness Value	80,000 Hrs	100,000 Hrs	Note

Note:

- 1. Life time is defined the amount of time when the luminance has decayed to <50% of the initial value.
- 2. This analysis method uses life data obtained under accelerated conditions to extrapolate an estimated probability density function (*pdf*) for the product under normal use conditions.
- 3. Screen saving mode will extend OLED lifetime.





9.Reliability

Content of Reliability Test

Environmenta	I Test		Annliaghla
Test Item	Content of Test	Test Condition	Applicable Standard
ligh emperature storage	Endurance test applying the high storage temperature for a long time.	80°C 240hrs	- , (
₋ow Γemperature storage	Endurance test applying the low storage temperature for a long time.	-40℃ 240hrs	4
High Femperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	80℃ 240hrs	
_ow Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-40℃ 240hrs	
High Temperature/ Humidity Storage	Endurance test applying the high temperature and high humidity storage for a long time.	60℃,90%RH 240hrs	
Temperature Cycle	Endurance test applying the low and high temperature cycle. -40°C 25°C 80°C 30min 5min 30min 1 cycle	-40°C/80°C 100 cycles	
Mechanical Tes			
/ibration test	Endurance test applying the vibration during transportation and using.	10~22Hz→1.5mmp-p 22~500Hz→1.5G Total 0.5hr	
Shock test	Constructional and mechanical endurance test applying the shock during transportation.	50G Half sin wave 11 ms 3 times of each direction	-0
Atmospheric oressure test	Endurance test applying the atmospheric pressure during transportation by air.	115mbar 40hrs	_
Others			
Static electricity test	Endurance test applying the electric stress to the terminal.	VS=800V,RS=1.5kΩ CS=100pF 1 time	163



Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability. After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for High Temperature storage, High Temperature/ Humidity Storage, Temperature Cycle

Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within ± 50% of initial value.

APPENDIX:

RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.



10.Inspection specification

NO	Item	Criterion			AQL
01	Electrical Testing	1.1 Missing vertical, horizontal segment, segment contrast defect.			
	3	1.2 Missing character, dot or icon.			
		1.3 Display malfunction.			
		1.4 No function or no dis			0.65
		1.5 Current consumption exceeds product specifications.1.6 OLED viewing angle defect.			
		1.7 Mixed product types			
		1.8 Contrast defect.			
02	Black or	2.1 White and black spo		mm, no more than	
	white	three white or black spot		ar linas within	
	spots on OLED	2.2 Densely spaced: No 3mm.	more than two spots	or lines within	2.5
	(display	Onnin.			
	only)			/	
03	OLED	3.1 Round type : As			
	black	following drawing	SIZE	Acceptable Q	
	spots, white	$\Phi = (x + y) / 2$	Φ <u>≤</u> 0.10	TY Accept no	
	spots,	→ •••↓	Φ <u>⇒</u> 0.10	dense	
	contamina	v	0.10<	2	2.5
	tion	本	Φ≦0.20		
	(non-displ		0.20 <	1	
	ay)		Ф≦0.25		
			0.25<Ф	0	
		3.2 Line type : (As following drawing)		9	
	_	Length		Acceptable Q TY	
		<u> </u>	W≦0.02	Accept no dense	2.5
		L≦3.0	0.02 <w≤0.03< td=""><td>2</td><td>2.0</td></w≤0.03<>	2	2.0
		L≦2.5	0.03 <w≦0.05 0.05<w< td=""><td>As record to use</td><td></td></w<></w≦0.05 	As record to use	
	S Y 7		0.05< 77	As round type	
04	Polarizer	If households are a delicated	0: 4	A () () () ()	
	bubbles	If bubbles are visible, judge using black spot	Size Φ	Acceptable Q TY	
	/	judge using black spot specifications, not easy $\phi \le 0.20$ $0.20 < \phi \le 0.50$		Accept no dense	2.5
		to find, must check in $0.20 < \Phi \le 0.30$ $0.50 < \Phi < 1.00$ $0.50 < \Phi < 1.00$			2.5
		specify direction.	0.50<Ψ≦1.00 1.00<Φ	0	200
		Total Q TY 3			
			10101 Q 1 1		



NO	Item	Criterion	AQL	
05	Scratches	Follow NO.3 OLED black spots, white spots, contamination		
		Symbols Define: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: OLED side length L: Electrode pad length:		
		6.1 General glass chip : 6.1.1 Chip on panel surface and crack between panels:		
		z: Chip thickness y: Chip width x: Chip length		
	Chipped glass	Z≦1/2t Not over viewing x≤1/8a		
06		area	2.5	
	grands	1/2t < z ≤ 2t Not exceed 1/3k x ≤ 1/8a		
		⊙ If there are 2 or more chips, x is total length of each chip.		
		6.1.2 Corner crack:		
		0.1.2 Gorner Grack.		
		X		
			3	
	, -	z: Chip thickness y: Chip width x: Chip length		
		$Z \le 1/2t$ Not over viewing $x \le 1/8a$		
		area		
		1/2t < z ≤ 2t Not exceed 1/3k x ≤ 1/8a		
	⊙ If there are 2 or more chips, x is the total length of each chip.			
		V		



NO	Item	Criterion	AQL
		Symbols:	
		x: Chip length y: Chip width z: Chip thickness	
		k: Seal width t: Glass thickness a: OLED side length	
		L: Electrode pad length 6.2 Protrusion over terminal :	
		6.2.1 Chip on electrode pad :	
		o.z. i omp on dicouode pad .	
		T man	
) `
		A Z	
		V A	
		y: Chip width x: Chip length z: Chip thickness	
		$y \le 0.5$ mm $x \le 1/8$ a $0 < z \le t$	
		6.2.2 Non-conductive portion:	
06	Glass		2.5
00	crack	A 7 V A 2	2.3
		X	
		y: Chip width x: Chip length z: Chip	
		thickness	
		$y \le L$ $x \le 1/8a$ $0 < z \le t$	
		⊙ If the chipped area touches the ITO terminal, over 2/3 of the ITO	
		must remain and be inspected according to electrode terminal	2 3
		specifications.	
		⊙ If the product will be heat sealed by the customer, the alignment	
		mark not be damaged.	
	7	6.2.3 Substrate protuberance and internal crack.	
		y: width x: length	
4		y ≤ 1/3L x ≤ a	
		v N	
	7		
			-6
		100000	0,69



NO	Item	Criterion	AQL
07	Cracked glass	The OLED with extensive crack is not acceptable.	2.5
08	Backlight elements	 8.1 Illumination source flickers when lit. 8.2 Spots or scratched that appear when lit must be judged. Using OLED spot, lines and contamination standards. 8.3 Backlight doesn't light or color wrong. 	0.65 2.5 0.65
09	Bezel	9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination.9.2 Bezel must comply with job specifications.	2.5 0.65
10	PCB、COB	 10.1 COB seal may not have pinholes larger than 0.2mm or contamination. 10.2 COB seal surface may not have pinholes through to the IC. 10.3 The height of the COB should not exceed the height indicated in the assembly diagram. 10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places. 10.5 No oxidation or contamination PCB terminals. 10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts. 10.7 The jumper on the PCB should conform to the product characteristic chart. 10.8 If solder gets on bezel tab pads, OLED pad, zebra pad or screw hold pad, make sure it is smoothed down. 	2.5 2.5 0.65 2.5 2.5 0.65 2.5
11	Soldering	 11.1 No un-melted solder paste may be present on the PCB. 11.2 No cold solder joints, missing solder connections, oxidation or icicle. 11.3 No residue or solder balls on PCB. 11.4 No short circuits in components on PCB. 	2.5 2.5 2.5 0.65



NO	Item	Criterion	AQL
12	General appearance	 12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP. 12.2 No cracks on interface pin (OLB) of TCP. 12.3 No contamination, solder residue or solder balls on product. 12.4 The IC on the TCP may not be damaged, circuits. 12.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it cause the interface pin to sever. 12.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color. 12.7 Sealant on top of the ITO circuit has not hardened. 12.8 Pin type must match type in specification sheet. 12.9 OLED pin loose or missing pins. 12.10 Product packaging must the same as specified on packaging specification sheet. 12.11 Product dimension and structure must conform to product specification sheet. 	2.5 0.65 2.5 2.5 2.5 2.5 0.65 0.65 0.65



Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
Darker Short	Major	
Wrong Display	Major	
Un-uniform B/A x 100% < 70% A/C x 100% < 70%	Major	A Normal B Dark Pixel C Light Pixel

