4 Kb Microwire Serial CMOS EEPROM

Description

The N93C66 is a 4 kb CMOS Serial EEPROM device which is organized as either 256 registers of 16 bits (ORG pin at V_{CC}) or 512 registers of 8 bits (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The device features sequential read and self-timed internal write with auto-clear. On-chip Power-On Reset circuitry protects the internal logic against powering up in the wrong state.

Features

- High Speed Operation: 4 MHz
- 1.7 V to 5.5 V Supply Voltage Range
- Selectable x8 or x16 Memory Organization
- Sequential Read
- Software Write Protection
- Power-up Inadvertent Write Protection
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- Industrial Temperature Range
- 8-pad TDFN Package
- These Devices are Pb–Free, Halogen Free/BFR Free, and RoHS Compliant




Figure 1. Functional Symbol

N93C66 Selectable Organization:

When the ORG pin is connected to V_{CC} , the x16 organization is selected. When it is connected to ground, the x8 organization is selected. If the ORG pin is left unconnected, then an internal pull-up device will select the x16 organization.




ON Semiconductor®

www.onsemi.com



TDFN-8 VP2 SUFFIX CASE 511AK



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

Table 1. PIN FUNCTION

Pin Name	Function	Pin Name	Function
CS	Chip Select	V _{CC}	Power Supply
SK	Clock Input	GND	Ground
DI	Serial Data Input	ORG	Memory Organization
DO	Serial Data Output	NC	No Connection

Table 2. ABSOLUTE MAXIMUM RATINGS

Parameters	Ratings	Units
Storage Temperature	-65 to +150	°C
Voltage on Any Pin with Respect to Ground (Note 1)	-0.5 to +6.5	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality

should not be assumed, damage may occur and reliability may be affected.
The DC input voltage on any pin should not be lower than -0.5 V or higher than V_{CC} + 0.5 V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than V_{CC} + 1.5 V, for periods of less than 20 ns.

Table 3. RELIABILITY CHARACTERISTICS (Note 2)

Symbol	Parameter	Min	Units	
N _{END} (Note 3)	Endurance	1,000,000	Program / Erase Cycles	
T _{DR}	Data Retention	100	Years	

2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

3. Block Mode, $V_{CC} = 5 V$, $25^{\circ}C$.

Table 4. D.C. OPERATING CHARACTERISTICS

(V_{CC} = +1.7 V to +5.5 V, $T_A = -40^{\circ}$ C to +85°C unless otherwise specified.)

Symbol	Parameter	Test Conditions		Min	Max	Units
I _{CC1}	Power Supply Current (Write)				1	mA
I _{CC2}	Power Supply Current (Read)	f _{SK} = 2 MHz			500	μΑ
I _{SB1}	Power Supply Current (Standby) (x8 Mode)	$V_{IN} = GND \text{ or } V_{CC},$ CS = GND ORG = GND	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		2	μΑ
I _{SB2}	Power Supply Current (Standby) (x16 Mode)	V_{IN} = GND or V_{CC} , CS = GND ORG = Float or V_{CC}	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		1	μΑ
ILI	Input Leakage Current	$V_{IN} = GND$ to V_{CC}	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		1	μΑ
I _{LO}	Output Leakage Current	$V_{OUT} = GND$ to V_{CC} , CS = GND	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		1	μΑ
V_{IL1}	Input Low Voltage	$4.5 \text{ V} \le \text{V}_{CC} < 5.5 \text{ V}$		-0.1	0.8	V
V _{IH1}	Input High Voltage	$4.5~\textrm{V} \leq \textrm{V}_{\textrm{CC}} < 5.5~\textrm{V}$		2	V _{CC} + 1	V
V _{IL2}	Input Low Voltage	$1.7 \text{ V} \leq \text{V}_{\text{CC}} < 4.5 \text{ V}$		0	V _{CC} x 0.2	V
V _{IH2}	Input High Voltage	$1.7 \text{ V} \leq \text{V}_{\text{CC}} < 4.5 \text{ V}$		V _{CC} x 0.7	V _{CC} + 1	V
V _{OL1}	Output Low Voltage	4.5 V \leq V _{CC} < 5.5 V, I _{OL} = 3.0 mA			0.4	V
V _{OH1}	Output High Voltage	4.5 V \leq V _{CC} < 5.5 V, I _{OH} = -400 μA		2.4		V
V _{OL2}	Output Low Voltage	1.7 V \leq V _{CC} < 4.5 V, I _{OL} = 1 mA			0.2	V
V _{OH2}	Output High Voltage	1.7 V \leq V _{CC} < 4.5 V, I _{OH} = -100	μΑ	V _{CC} – 0.2		V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Table 5. PIN CAPACITANCE ($T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = +5.0 \text{ V}$)

Symbol	Test	Conditions	Min	Тур	Max	Units
C _{OUT} (Note 4)	Output Capacitance (DO)	V _{OUT} = 0 V			5	pF
C _{IN} (Note 4)	Input Capacitance (CS, SK, DI, ORG)	$V_{IN} = 0 V$			5	pF

4. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC–Q100 and JEDEC test methods.

Table 6. A.C. CHARACTERISTICS

(V_{CC} = +1.7 V to +5.5 V, T_A = -40°C to +85°C, unless otherwise specified.) (Note 5)

		V _{CC} < 4.5 V		V _{CC} ≥ 4.5 V			
Symbol	Parameter	Min	Max	Min	Max	Units	
t _{CSS}	CS Setup Time	50		50		ns	
t _{CSH}	CS Hold Time	0		0		ns	
t _{DIS}	DI Setup Time	100		50		ns	
t _{DIH}	DI Hold Time	100		50		ns	
t _{PD1}	Output Delay to 1		0.25		0.1	μs	
t _{PD0}	Output Delay to 0		0.25		0.1	μs	
t _{HZ} (Note 6)	Output Delay to High-Z		100		100	ns	
t _{EW}	Program/Erase Pulse Width		4		4	ms	
t _{CSMIN}	Minimum CS Low Time	0.25		0.1		μs	
t _{SKHI}	Minimum SK High Time	0.25		0.1		μs	
t _{SKLOW}	Minimum SK Low Time	0.25		0.1		μs	
t _{SV}	Output Delay to Status Valid		0.25		0.1	μs	
SKMAX	Maximum Clock Frequency	DC	2000	DC	4000	kHz	

5. Test conditions according to "A.C. Test Conditions" table.

6. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

Table 7. POWER-UP TIMING (Notes 7, 8)

Symbol	Parameter	Max	Units
t _{PUR}	t _{PUR} Power-up to Read Operation		ms
t _{PUW}	Power-up to Write Operation	1	ms

7. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC–Q100 and JEDEC test methods.

8. t_{PUR} and t_{PUW} are the delays required from the time V_{CC} is stable until the specified operation can be initiated.

Table 0. A.C. TEOT CONDITION							
Input Rise and Fall Times	≤ 50 ns						
Input Pulse Voltages	0.4 V to 2.4 V	$4.5~\textrm{V} \leq \textrm{V}_{\textrm{CC}} \leq 5.5~\textrm{V}$					
Timing Reference Voltages	0.8 V, 2.0 V	$4.5~\textrm{V} \leq \textrm{V}_{\textrm{CC}} \leq 5.5~\textrm{V}$					
Input Pulse Voltages	0.2 V_{CC} to 0.7 V_{CC}	$1.7~\text{V} \leq \text{V}_{\text{CC}} \leq 4.5~\text{V}$					
Timing Reference Voltages	0.5 V _{CC}	$1.7 \text{ V} \leq \text{V}_{\text{CC}} \leq 4.5 \text{ V}$					
Output Load	Current Source I _{OLmax} /I _{OHmax} ; CL = 100 pF						

Table 8. A.C. TEST CONDITIONS

Device Operation

The N93C66 is a 4096–bit nonvolatile memory intended for use with industry standard microprocessors. The N93C66 can be organized as either registers of 16 bits or 8 bits. When organized as X16, seven 11–bit instructions control the reading, writing and erase operations of the device. When organized as X8, seven 12–bit instructions control the reading, writing and erase operations of the device. The device operates on a single power supply and will generate on chip, the high voltage required during any write operation.

Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a write operation. The serial communication protocol follows the timing shown in Figure 2.

The ready/busy status can be determined after the start of internal write cycle by selecting the device (CS high) and polling the DO pin; DO low indicates that the write operation is not completed, while DO high indicates that the device is ready for the next instruction. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the rising edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin.

The format for all instructions sent to the device is a logical "1" start bit, a 2–bit (or 4–bit) opcode, 8–bit address (an additional bit when organized X8) and for write operations a 16–bit data field (8–bit for X8 organizations). The instruction format is shown in Instruction Set table.

			Add	Address		ta	
Instruction	Start Bit	Opcode	x8	x16	x8	x16	Comments
READ	1	10	A8–A0	A7–A0			Read Address AN – A0
ERASE	1	11	A8–A0	A7–A0			Clear Address AN – A0
WRITE	1	01	A8–A0	A7–A0	D7-D0	D15-D0	Write Address AN – A0
EWEN	1	00	11XXXXXXX	11XXXXXX			Write Enable
EWDS	1	00	00XXXXXXX	00XXXXXX			Write Disable
ERAL	1	00	10XXXXXXX	10XXXXXX			Clear All Addresses
WRAL	1	00	01XXXXXXX	01XXXXXX	D7-D0	D15-D0	Write All Addresses

Table 9. INSTRUCTION SET


Read

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the N93C66 will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed (MSB first). The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (t_{PD0} or t_{PD1}).

For the N93C66 after the initial data word has been shifted out and CS remains asserted with the SK clock continuing to toggle, the device will automatically increment to the next address and shift out the next data word in a sequential READ mode. As long as CS is continuously asserted and SK continues to toggle, the device will keep incrementing to the next address automatically until it reaches to the end of the address space, then loops back to address 0. In the sequential READ mode, only the initial data word is preceded by a dummy zero bit. All subsequent data words will follow without a dummy zero bit. The READ instruction timing is illustrated in Figure 3.

Erase/Write Enable and Disable

The device powers up in the write disable state. Any writing after power–up or after an EWDS (erase/write disable) instruction must first be preceded by the EWEN (erase/write enable) instruction. Once the write instruction is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all N93C66 write and erase instructions, and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status. The EWEN and EWDS instructions timing is shown in Figure 4.






Write

After receiving a WRITE command (Figure 5), address and the data, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN} . The falling edge of CS will start the self clocking clear and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the N93C66 can be determined by selecting the device and polling the DO pin. Since this device features Auto–Clear before write, it is NOT necessary to erase a memory location before it is written into.

Erase

Upon receiving an ERASE command and address, the CS (Chip Select) pin must be deasserted for a minimum of t_{CSMIN} (Figure 6). The falling edge of CS will start the self clocking clear cycle of the selected memory location. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the N93C66 can be determined by selecting the device and polling the DO pin. Once cleared, the content of a cleared location returns to a logical "1" state.



Erase All

Upon receiving an ERAL command (Figure 7), the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN} . The falling edge of CS will start the self clocking clear cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the device can be determined by selecting the device and polling the DO pin. Once cleared, the contents of all memory bits return to a logical "1" state.

Write All

Upon receiving a WRAL command and data, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN} (Figure 8). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the device can be determined by selecting the device and polling the DO pin. It is not necessary for all memory locations to be cleared before the WRAL command is executed.





Figure 8. WRAL Instruction Timing

ON Semiconductor[®]





	DESCRIPTION:	TDFN8, 2X3, 0.5P	PAGE 1 OF 1
1			
	ON Semiconductor and (IN) are trac ON Semiconductor reserves the right	demarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United State to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representatior	s and/or other countries. 1 or guarantee regarding

the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative